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Abstract Hotspots in microprocessors arise due to non-uniform utilization of the underlying integrated 
circuits during chip operation. Conventional liquid cooling using microchannels leads to undercooling of the 
hotspot areas and overcooling of the background area of the chip resulting in excessive temperature gradients 
across the chip. These in turn adversely affect the chip performance and reliability. This problem becomes 
even more acute in multi-core processors where most of the processing power is concentrated in specific 
regions of the chip called as cores. We present a 1-dimensional model for quick design of a microchannel 
heat sink for targeted, single-phase liquid cooling of hotspots in microprocessors. The method utilizes 
simplifying assumptions and analytical equations to arrive at the first estimate of a microchannel heat sink 
design that distributes the cooling capacity of the heat sink by adapting the coolant flow and microchannel 
size distributions to the microprocessor power map. This distributed cooling in turn minimizes the chip 
temperature gradient. The method is formulated to generate a heat sink design for an arbitrary chip power 
map and hence can be readily utilized for different chip architectures. It involves optimization of 
microchannel widths for various zones of the chip power map under the operational constraints of maximum 
pressure drop limit for the heat sink. Additionally, it ensures that the coolant flows uninterrupted through its 
entire travel length consisting of microchannels of varying widths. The resulting first design estimate 
significantly reduces the computational effort involved in any subsequent CFD analysis required to fine tune 
the design for more complex flow situations arising, for example, in manifold microchannel heat sinks.  
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1. Introduction 
 
 Moore’s law has driven the performance 
increase in microprocessors over the last many 
decades (Moore, 1965). However, the inability 
to follow the Dennard scaling for supply 
voltage while downscaling the transistor has 
progressively increased chip heat flux 
dissipation densities (Dennard et al., 2007). 
This in-turn has shifted the focus of heat 
transfer community from air cooling to single 
and two-phase liquid cooling to maintain chip 
reliability (JEDEC, 2010; Sharma et al., 2012). 
Starting with the seminal work of Tuckerman 
and Pease (Tuckerman and Pease, 1981), 
extensive research has been done on liquid 
cooling including investigations on traditional 
microchannel (TMC) heat sinks and manifold 
microchannel (MMC) heat sinks. In TMC heat 
sinks, the coolant enters the heat transfer 
structure through a single inlet and leaves 
through a single outlet (Lee et al., 2005). In 
MMC heat sinks, the coolant circulates 
through multiple and alternating inlet and 
outlet slot nozzles thus improving the heat 
transfer at comparatively lower pressure drops. 
(Copeland et al., 1997; Escher et al., 2010; 
Kermani et al., 2009; Ryu et al., 2003; Sharma 
et al., 2013). 
 Most of the research on liquid cooling of 
chips has focused on maximum junction 
temperature  ,J maxT reduction under uniform 
heat flux dissipation conditions. However, it is 
also necessary that the chip temperature is 
spatially as uniform as possible (i.e. 
approaching the isothermal chip condition). 
Large temperature gradients increase thermal 
stresses in the chip to substrate or heat sink 
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interface, reduce electronic reliability in 
regions of high temperature and create circuit 
imbalances in CMOS devices (JEDEC, 2010). 
A few studies have focused on reducing 
temperature non-uniformity across the 
microprocessor    , , ,J max J max J minT T T ; 
however, under a uniform chip heat flux map 
(Barrau et al., 2010; Hetsroni et al., 2002; 
Rubio-Jimenez et al., 2012).  
 The large increase in chip heat flux 
dissipation in the last decade has resulted in an 
industry-wide shift towards multicore 
microprocessors (Esmaeilzadeh et al., 2012). 
In a typical multicore microprocessor, the heat 
flux dissipation in the cores (termed as 
hotspots) is multiple times higher than the rest 
of the chip (termed as background) thus 
increasing the criticality of chip temperature 
non-uniformity as compared to serial 
microprocessors. A few single phase liquid 
cooling approaches have been proposed in the 
past for preferential cooling of hotspots 
(termed as hotspot-targeted cooling) with 
varying degree of success (Brunschwiler et al., 
2009; Lee and Garimella, 2005; Lee et al., 
2013) 
 Embedded liquid cooling (ELC), in which 
the coolant is circulated through 
microchannels etched into the backside of the 
chip, is an effective approach to target the 
hotspots. ELC compares favorably against 
conventional backside attached cooling which 
suffers from high resistance due to thermal 
interface material (TIM) (Dang et al., 2006; 
Etessam-Yazdani et al., 2008; Mingyuan and 
Huang, 2007).  
 In this paper, we propose a one-
dimensional model for estimation of a novel; 
single-phase liquid-cooled, hotspot targeted 
microchannel heat sink for modern day 
microprocessors. The model provides a 
computationally efficient method to quickly 
obtain hotspot-targeted microchannel and flow 
rate distributions. The model is formulated as a 
generalized design method and is applicable to 
ELC as well as conventional heat sinks on one 
hand and TMC as well as MMC heat sinks on 
the other. 
2. Analytical design method 
 Consider an arbitrary microprocessor 
power map as shown in Fig.1. In the figure, 
each shaded area represents a region 
dissipating a different level of heat flux that is 
multiple times higher than that dissipated in 
the unshaded area (background). 
 
 
Figure 1: An arbitrary non-uniform power 
map with regions of high heat flux 
  
 This power map can be discretized such 
that each cell of the discretized map 
encompasses an area of nearly constant heat 
flux. Figure 2(a) illustrates the coarsest level 
of discretization for the power map in Fig. 1 
and Fig. 2(b) illustrates the (i,j)
th
  cell and the 
nomenclature adopted in this work for the 
discretized power map. 
 The discretization can be refined 
depending upon the desired resolution of the 
calculated temperature map. However, the 
highest degree of refinement is limited by the 
following constraint: 
 , ,i c max w maxy w w     (1) 
 With the flow direction as shown in Fig. 
2(b), the average coolant temperature in the 
(i,j)
th
 cell is given by Eq.(2) and the average 
junction temperature, assuming negligible heat 
spreading, is obtained in Eq.(3) below: 
 
1
1 2φ φ


   
  
'' ''
( , ) ( , )
,( , ) ,
j
i k i k i j i j
f i j f in
k
i f i f
Q y x Q y x
T T
mcp mcp
(2) 
 λ α  
'' '' ''
,( , ) ,( , ) ( , ) ( , ) ,( , )J i j f i j i j i j i jT T Q R Q R  (3) 
where, Rλ , the total conduction resistance 
between junctions and base of microchannels, 
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(a) 
 
 
(b) 
Figure 2: (a) Discretization of the power map 
(b) (i,j)
th
 cell of the discretized power map 
  
is given by summation of all the conduction 
resistances in series (such as those of silicon 
chip thickness, TIM and heat sink base): 
 λ
λ

 l
ll
z
R   (4) 
''
,( , )i jRα is the convective resistance for heat 
transfer to the coolant. Accounting for the fin 
resistance and assuming adiabatic fin tops, 
''
,( , )i jRα  is given by (Escher et al., 2010): 
 
2
,( , ) ,( , )''
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( , ) ,( , ) ( , ) ( , )
c i j w i j
i j
i j c i j i j c i j
w w
R
w h
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
  (5) 
where ( , )i jγ , the fin efficiency, is given by: 
   2
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γ
λ
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( , ) ,( , )
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i j
c w w i j c
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  (6) 
and ( , )i jα , the heat transfer coefficient can be 
calculated as: 
 
 λ
α 
, ,
( , )
,( , )
fD i j
i j
c i j
Nu
D
  (7) 
,( , )c i jD is an equivalent length scale for  the 
microchannel cross-section and its definition 
depends upon the form of correlation available 
for  , ,D i jNu . 
 With these thermal characteristics of the 
heat sink in place, the design of the hotspot-
targeted heat sink involves determination of 
geometrical parameters , ,( , ) ,( , )c i j w i jw w and 
operational parameters m , i  such that, 
,J maxT , as well as chip wide temperature 
gradient  ,J maxT  are minimized, while 
satisfying the following constraints 
 
 
 
 
  
, ,( , ) ,
, ,( , ) ,
c min c i j c max
w min w i j w max
limit
w w w
w w w
P P
  (8) 
 The geometrical and operational design 
parameters are determined by separately 
considering the three terms in Eq. (3) as 
discussed in the following subsections. 
 
2.1 Determination of i  
 The first step in minimizing ,J maxT  and
 ,J maxT is minimization of bulk resistance that 
drives the increase in coolant temperature 
,( , )f i jT (the first term in Eq. (3) and given by 
Eq.(2)). This is achieved by equalizing the 
fluid temperature rise ,( , ) ,f i m f inT T  for all n 
rows. This gives, n equations in n unknown 
variables i : 
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 With i  determined as above, ,( , )f i jT in 
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Eq. (3) are fixed. The second term λ
''
( , )i jQ R is 
fixed for a given power map and cooling 
architecture. Hence, only the convective 
resistance term '' ''( , ) ,( , )i j i jQ Rα  can be controlled 
which leads to determination of the channel 
widths ,( , )c i jw as explained in the following 
subsection.     
 
2.2 Determination of ,( , )w i jw and ,( , )c i jw  
 The channel wall widths ,( , )w i jw can be 
independently fixed such that the overall 
pressure drop is minimized as below: 
 ,( , ) ,w i j w minw w   (10) 
 As a result, the distribution of junction 
temperatures ,( , )J i jT is determined only by the 
distribution of channel widths ,( , )c i jw through 
the convective resistance term in Eq.(3). This 
term is minimized under the following 
condition: 
 '' '' '' '' '' ''( , ) ,( , ) , ,i j i j max min min maxQ R Q R Q Rα α α    (11) 
where the minimum convective resistance 
''
,minRα can be fixed as below: 
 
2
, ,''
,
,
c min w min
min
max c min max c min
w w
R
w h
α
α α γ



  (12) 
Eqs. (11), (5) and (10) result in 1nm   
non-linear equations for 1nm   unknowns
 , ,c i jw : 
 
2
'' ''
,( , ) , ,
''
( , ) ,( , ) ( , ) ( , ) ( , )
c i j w min max min
i j c i j i j c i j i j
w w Q R
w h Q
α
α α γ



  (13) 
with ( , )i jγ and ( , )i jα given by Eqs. (6) and (7).   
 Since the channel widths change along 
flow direction, it is important that the coolant 
flows uninterrupted in every row (i.e. does not 
run into a wall). This is ensured by simply 
modifying  , ,c i jw values from Eq. (13) such 
that the microchannel pitch in any (i,j)
th
 cell 
   ,, , w minc i jw w  is related to the pitches in 
adjacent upstream and downstream cells, 
 1  ,, , w minc i jw w  and  1  ,, , w minc i jw w , through 
integral multiples. 
 
2.3 Determination of m  
 The only design parameter that remains to 
be determined is the total coolant flow rate m . 
m  can be determined such that the maximum 
pressure drop in the microchannels does not 
violate the pressure drop constraint in Eq. (8) 
i.e.: 
    max i limit
i
P P   (14) 
 Pressure drops  iP  can be expressed in 
terms of Fanning friction factor, as below: 
 
 
2
1
2μ φ
ρ

 
  
    
 

( , ) ( , )
,( , ),( , )
Rem D ji j i i j
i
f i c i jc i jj
f x m p
P
y AD
(15) 
where  ( , ) ,( , ) ,i j c i j w minp w w is the 
microchannel pitch and ,( , ) ,( , )c i j c i j cA w h  is the 
channel cross-sectional area. Equations (14) 
and (15) determine highest allowable m . 
 
2.4 Coolant distribution according to i  
 Since the pressure drops iP are bound to 
be different, the flow distribution i can only 
be realized if the flow resistances of all 
parallel n rows are equal. This can be achieved 
by introducing additional resistances in all 
rows such that: 
       * maxi i i limit
i
P P P P   (16) 
where *iP is the pressure drop due to the 
additional flow resistance introduced in the i
th
 
row. This is a key idea in our approach to 
hotspot targeted cooling. 
 The additional resistances can be flow 
throttling zones either in the manifold that 
supplies the coolant or within the 
microchannel structure itself in the form of 
fine channels. In the latter case, however, it 
has to be ensured that the flow throttling 
channels do not interrupt the flow as discussed 
in section 2.2. Additionally, the throttling 
zones have to be positioned such that the 
enhanced cooling caused by the fine 
microchannels does not affect  ,J maxT . Note 
that 0 *iP  for the i
th
 row with    maxi i
i
P P . 
Similar to Eq.(15),  *iP can also be expressed 
as below: 
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 
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where the superscript ‘*’ indicates geometrical 
and operational parameters for the flow 
throttling zone. 
  
2.5 Developed flow assumption 
 For traditional heat sinks, the flow can be 
assumed to be fully developed inside the 
microchannels. Hence, ,( , )c i jw values 
determined by Eq. (13) are independent of m  
and the heat sink design is completed in a 
single iteration.  
 
2.7 Developing flow 
 In more complex flow geometries such as 
MMC sinks, the flow inside the microchannels 
is developing for a large part of the channel 
length. In this case, the heat transfer 
coefficients ( , )i jα  and hence the microchannel 
widths ,( , )c i jw are no longer independent of m . 
This necessitates the following recursive 
procedure to determine the optimal 
geometrical and operational parameters: (a) 
Assume m  (b) determine  , ,c i jw  using Eq. 
(13) (c) revise channel widths to ensure 
uninterrupted flow (d) check the pressure drop 
constraint in Eq. (14). If the inequality (14) 
is satisfied, then increase m  and repeat steps 
(a)-(d). These steps are repeated till the highest 
m  is reached that satisfies the constraint(14). 
 
3. Exemplar design for an arbitrary 
power map cooled by TMC heat sink 
 
 In this section, we illustrate the use of 
the one-dimensional model to design a 
hotspot targeted embedded TMC structure. 
We consider a highly non-uniform power 
map shown in Fig. 3. 
 The coolant is assumed to be water with 
the constant properties: ρf = 998.2 kg/m
3
, μf = 
0.001 Pa.s, and cpf = 4180 J/kgK. The thermal 
conductivity of Silicon is also assumed to be 
constant ( λl =150 W/mK). Following design 
constraints have been adopted, 
 , ,c min w minw w 30 m,  limitP =0.5 bar. The 
unetched chip thickness  lz  and 
microchannel height ch are 225 m and 300 
m respectively. Flow is assumed to be fully 
developed and the correlations for Nu and 
Ref , for rectangular channels, are adopted 
from Shah and London (Shah and London, 
1978). These correlations are defined in terms 
of hydraulic diameter; hence: 
 
 
 
2
 
2




,( , )
,( , )
,( , ) ,
*
,*
* *
, ,
c i j c
c i j
c i j w min
c i c
i
c i w i
w h
D
w w
w h
D
w w
 (18) 
where *,c iw and 
*
,c iw  are channel and wall 
widths of the flow throttling channels. 
  Using the coarsest level of 
discretization similar to Fig.2, and following 
the sections 2.1 and 2.2, we obtain a set of 
non-linear system of equations for ,( , )c i jw
(Eq.(13)) that is solved using MATLAB. 
The ,( , )c i jw values so obtained are modified 
to ensure uninterrupted coolant flow (refer 
section 2.2).  The resulting hotspot-
targeted cw distribution is shown in Fig. 4.  
 
Figure 3: An exemplar non-uniform power 
map with heat flux dissipation in W/cm
2
. 
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Figure 4: cw distribution for the power 
map in Fig. 3  
    The  limitP constraint limits m  to 
1.17 g/s (0.07 l/min). Figure 5(a) shows the 
temperature map of the chip corresponding 
to the hotspot targeted microchannel 
structure at 0.07 l/min. The performance of 
the optimal design is compared against a 
base case consisting of uniformly fine, 
embedded microchannels ( cw =30 m) and 
uniform flow distribution. The base case 
performance for the same pumping power as 
the design in Fig. 4 is shown in Fig. 5(b). 
 Figure 5 illustrates that, as compared to 
the base case, hotspot-targeted design 
reduces ,J maxT from 79.6℃ to 55.3℃ and 
 ,J maxT from 57.5℃ to 31.4℃ - an 
improvement of 45%.  
 Following section 2.4, the pressure 
equalization is achieved by introducing flow 
throttling zones in the microchannel 
structure. The throttling zones are 
positioned towards the coolant outlet and 
are formed by merging every two channels 
in each row into a fine microchannel of 30 
m width, i.e. *,c iw =30 m and
 2  * *, ,( , ) , ,w i c i m w min c iw w w w . Throttling 
zone lengths *iL are obtained using Eq.(16).   
Figure 6(a) shows the microchannel 
structure along with flow throttling zones in 
black color. Figure 6(b) shows the 
temperature map for the complete design 
which clearly shows that the additional 
cooling from the throttling zones does not 
adversely affect the performance of the 
hotspot targeted design.  
In future work, this design approach will be 
validated against results from experiments 
on embedded liquid cooled test chips.  
 
(a) 
 
(b) 
Figure 5 Temperature maps (a): hotspot-
targeted design (b) base case. The same 
temperature scale for both the figures 
illustrates reduction in ,J maxT and ,J maxT . 
Coolant flows from left to right.  
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(a) 
 
(b) 
Figure 6(a): Throttling zones towards coolant 
outlet (compare with Fig. 4) (b) Temperature 
map for the design shown in Fig.6(a) 
(compare with Fig. 5(a)) 
   
4. Conclusions 
   A 1-dimensional model for quick 
design of a single-phase, liquid cooled, 
hotspot-targeted microchannel heat sink has 
been presented. The model is a generalized 
design method for developed and 
developing flow situations encountered in 
TMC and MMC heat sinks respectively, for 
arbitrary chip power maps for serial and 
multicore microprocessors and for 
conventional as well as embedded cooling. 
The potential of the model has been 
demonstrated for a non-uniform chip power 
map cooled by an embedded TMC structure. 
 
Nomenclature 
*
iA   cross-sectional area of each parallel 
flow path in the throttling zone (m
2
) 
D   equivalent cross-sectional length scale 
(m) 
m   total coolant flow (kg/s) 
ch  microchannel height (m) 
i, j,k indices  
*
iL    length of throttling zone in i
th
 row (m) 
n, m  number of rows and columns in the 
discretized power map 
*
iN   number of parallel flow paths in 
throttling zone  
DNu   Nusselt number defined for D 
''
,i jQ  heat flux in the (i,j)
th
 cell (W/m
2
) 
P  pressure drop (Pa) 
Rλ   conduction resistance (m
2
K/W) 
αR   convection resistance (m
2
K/W) 
JT   junction temperature (K) 
fT   coolant temperature (K) 
cw  microchannel width (m) 
ww  microchannel wall width (m) 
 lz  thickness of l
th
 layer (m) 
α  heat transfer coefficient (W/m
2
K) 
i    fraction of m directed into the i
th
 row 
   fin efficiency 
, f w   fluid and solid thermal conductivities 
in heat sink (W/mK)  
l   thermal conductivity of l
th
 layer in heat 
transfer path from junctions to 
microchannel base (W/mK)  
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